



Signal Integrity of Samtec
highspeed connector with flyover
cables for PCIe5 signaling

INNOVATIVE TECHNOLOGIES • SUDDEN SERVICE • GLOBAL REACH

Samtec Confidential

Outlines

Samtec -HIGH-SPEED connector - PCIe5 / Gen Z / HIGH-DENSITY 56Gb/112Gb/s series

Samtec -TWINAX cable - PCIe5 / Gen Z extend cable / 56Gb/112Gb Filyover series


- **Correlations on PCIe 5 connector**
 - Fixture designs and boards
 - Examples of SPEC from simulated and measured S para.
- **ARC6 Channel Simulation for PCIe5 signaling**
 - Parts/ configs.
 - Channel response.
 - Results.
- **EBTX**
 - EBTX for backplane
 - EBTX + Si-fly internal
 - EBTX + ARC6 internal
- **Samtec Test Fixture & RF solution**

HIGH-SPEED/HIGH-DENSITY | Board to Board connector

BOARD-TO-BOARD & BACKPLANES

SEARAY™


High-Speed Open-Pin-Field Arrays
1.27mm/0.85mm / Up to 500 pin



PAM4
56
Gbps

ACCELERATE®HD


Ultra Dense, 4 Row Strips /0.635mm
up to 400 pin



PAM4
56
Gbps

ACCELERATE®HP


High-Performance Multi-Row Strips
0.635mm / up to 800 pin



PAM4
112
Gbps

NOVARAY®

Extreme Performance/ 0.8mm / 32 pair
Fully shielded differential pair Arrays



PAM4
112
Gbps

ExaMAX®


BACKPLANE - 2.0mm
Up to 24 - 72 pair



PAM4
56
Gbps

GEN Z


Compliant to SFF-TA-1002 Edge Card
x4 (1C), x8 (2C), x16 (4C and 4C+)



PAM4
56
Gbps

PCI EXPRESS®


PCIe-Gen 5/ Gen4 x4/x8/x16
Edge Card Technology



PAM4
56
Gbps

EDGE RATE®
CONTACT

Rugged latching,
0.50 /0.635 / 0.80 mm
10 |200 pin



PAM4
56
Gbps




PCI EXPRESS® G5/ G4 SOCKETS

Differential pair system

1.00 mm pitch

Mates with standard PCIe® expansion cards

1, 4, 8 and 16 PCI Express® 5.0 link options



PCI-E-G5



PCIe® 4.0/5.0 mating cable assembly in development

KEY SPECIFICATIONS

SERIES	TOTAL PINS (LANES)	INSULATOR MATERIAL	CONTACT MATERIAL	OPERATING TEMP RANGE	CURRENT RATING	VOLTAGE RATING	PCIe® COMPATIBILITY
PCIe	36 (x1), 64 (x4), 98 (x8), 164 (x16)	-TH = Black Nylon -EMS2 & -TH = LCP	Phosphor Bronze	-55 °C to +125 °C	2.4 A (2 pins)	215 VAC	3.0
PCIe-LP	36 (x1), 64 (x4), 98 (x8), 164 (x16)	LCP	Phosphor Bronze	-55 °C to +125 °C	2.1 A (2 pins)	215 VAC	4.0
PCIe-G4	36 (x1), 64 (x4), 98 (x8), 164 (x16)	LCP	Copper Alloy	-55 °C to +125 °C	2.2 A (2 pins)	300 VAC	4.0
PCIe-G5	36 (x1), 64 (x4), 98 (x8), 164 (x16)	LCP	Copper Alloy	-55 °C to +125 °C	3.2 A (2 pins)	235 VAC	5.0



Gen Z – SOCKETS



Differential pair Edge Rate® contacts

Compliant to SFF-TA-1002:

x4 (IC), x8 (2C), x16 (4C and 4C+)

Mates with .062" (1.60 mm) thick cards

PCI Express® 4.0 and 5.0 capable;
and Gen-Z™ compliant



GENERATE™

PAM4
56
Gbps




HSEC6-DV

ULTRA LOW SKEW TWINAX cable

MICRO CELLULAR DIELECTRIC EXTRUSION

- Critical dimensions measured at every dielectric spool
- Inline laser and CAPAC devices for capacitance monitoring and diameter control
- In-process stats summary sheet for Cpk acceptance

SAMTEC CABLE



✓ **Good** design coupling with Samtec's co-extruded ultra low skew twinax

INDUSTRY CABLE



✗ **Bad** design coupling with individually extruded conductors & drain wire


EYE SPEED
C A B L E



✓ Perfect Intra-Pair Sequencing

NOMINAL PERFORMANCE

		28 AWG	30 AWG	32 AWG	34 AWG	36 AWG	
Eye Speed ⁺ Ultra Low Skew Twinax Cable							
14 GHz (28G NRZ/ 56G PAM4)	0.25 m	IL (dB)	-1.0	-1.2	-1.5	-1.8	-2.2
	1.00 m		-4.1	-4.7	-5.9	-7.5	-8.9
28 GHz (56G NRZ/ 112G PAM4)	0.25 m		-1.5	-1.8	-2.2	-2.7	-3.2
	1.00 m		-6.1	-7.1	-8.7	-10.9	-12.7
Density/Flexibility		Good	Good	Better	Best	Best	



HIGH-SPEED CABLE

Board-TO-Cable Solutions

GEN Z **PCI EXPRESS**
5.0 SOLUTION

PAM4
56
Gbps



Image showing a GEN Z PCI Express 5.0 Solution cable assembly with a blue ribbon cable and a connector.

ACCELERATE[®]
Slim Body Direct Attach Cables
8~24 differential pairs

PAM4
56
Gbps



Image showing ACCELERATE Slim Body Direct Attach Cables with blue ribbon cables and connectors.

ACCELERATE[®]HP
32 to 72 differential pairs
92 Ω differential

PAM4
112
Gbps



Image showing ACCELERATE HP cable assembly with a blue ribbon cable and a connector.

NOVARAY[®]
fully shielded differential pair design
Extreme Performance /
8 to 32 differential pairs

PAM4
224
Gbps



Image showing NOVARAY fully shielded differential pair design with a blue ribbon cable and a connector.

SI-FLY[™]
extremely low 3.8 mm low profile
8-16 differential pairs, 92 Ω / 100 Ω

PAM4
112
Gbps



Image showing SI-FLY extremely low 3.8 mm low profile cable assembly with a blue ribbon cable and a connector.

FLY OVER[®]
8 Channels (16 pairs), 92 Ω
Up to 800 Gbps aggregate (
QSFP-DD800 MSA Compliant

PAM4
112
Gbps



Image showing FLY OVER 8 Channels (16 pairs), 92 Ω cable assembly with a blue ribbon cable and a connector.

ExaMAX[®]
Backplane Cable System
24 - 72 pair designs

PAM4
112
Gbps



Image showing ExaMAX Backplane Cable System with a blue ribbon cable and a connector. **samtec** confidential

NOVARAY I/O
Extreme Density Bulkhead
Cable System

PAM4
112
Gbps



Image showing NOVARAY I/O Extreme Density Bulkhead Cable System with a blue ribbon cable and a connector.

FLY OVER OPTIMAL END 2 "ADJACENT-TO-CHIP PACKAGE" OPTIONS

HIGHEST DENSITY

ACCELERATE®
Right-Angle Plug

- 8 DP
- 16DP
- 24 DP

ACCELERATE®
Vertical Plug

- 8 DP
- 16DP
- 24 DP
- 72 DP

SI-FLY™
Low-Profile Right-Angle Plug

- 8 DP
- 16 DP
- 32 DP (2x 16 DP's adjacent)


NOVARAY®
Vertical Plug

- 8 DP
- 16DP
- 32 DP
- Other DP counts available

HIGHEST PERFORMANCE

LOWEST PROFILE

FLYOVER® QSFP DOUBLE DENSITY SYSTEM




Simplifies Board Layout and Reduces Thermal Challenges

FLYOVER® QSFP DOUBLE DENSITY


- 8 Channels (x8 bidirectional, 16 differential pairs)
- Up to 400 Gbps aggregate (56 Gbps PAM4)
- Belly-to-belly mating for maximum density
- Backward compatible with QSFP modules
- Multiple heat sink options available for optimal dissipation
- Variety of end 2 options
- Evaluation Kits available (REF-205605-X.XX-XX and REF-203423-X.XX-XX), visit samtec.com/kits

800G FLYOVER® DOUBLE DENSITY


- 8 Channels (x8 bidirectional, 16 differential pairs)
- Up to 800 Gbps aggregate (112 Gbps PAM4)
- Belly-to-belly mating for maximum density
- Backward compatible with QSFP & QSFP-DD modules
- Multiple heat sink options available for optimal dissipation
- Variety of end 2 options



FQSP-DD




Sideband signals are routed through press-fit contacts for increased airflow




High-speed contacts directly soldered to Eye Speed® ultra low skew twinax

Cable Management Benefit



Flyover® Technology




Conventional Switch


PCIe5 connector Characterization and Correlation

- Each kit consists of one a mated set of boards with fixtures
- PCB-110034 consists of a x16 PCIE-G5 connector where 7 differential pairs are routed to 2.4mm test points.
- P/N# PCIE-G5-16-01-X-DP-A_SAM
- 2.4mm female test points
P/N# 0733870020
- Results are de-embedded and 1.0mm of 85 ohm trace remains
- Surface route of PCB contains inherent measurable FEXT that cannot be removed by de-embedding

Assembled Test Kit




Cross Section




Stack Up:

Layer Number	LayerName	Material	Thickness	
			mils	mm
	TOP_SM	PSR-4000-BN	0.71	0.018
1	TOP	PLATED COPPER (0_5oz)	2.6	0.066
	CORE01	MEGTRON6 R-5775G (1x3313) (54%) C	3.94	0.1
2	P02	COPPER (0_5oz) VLP2	0.59	0.015
	DIELO1	MEGTRON6 R-5670G (1x1078) (72%) PP	3.9	0.099
	CORE02	MEGTRON6 R-5775G (2x3313) (54%) C	7.87	0.2
	DIELO2	MEGTRON6 R-5670G (1x1078) (72%) PP	3.9	0.099
3	P03	COPPER (0_5oz) VLP2	0.59	0.015
	CORE03	MEGTRON6 R-5775G (4x3313) (54%) C	15.75	0.4
4	P04	COPPER (0_5oz) VLP2	0.59	0.015
	DIELO3	MEGTRON6 R-5670G (1x1078) (72%) PP	3.9	0.099
	CORE04	MEGTRON6 R-5775G (2x3313) (54%) C	7.87	0.2
	DIELO4	MEGTRON6 R-5670G (1x1078) (72%) PP	3.9	0.099
5	P05	COPPER (0_5oz) VLP2	0.59	0.015
	CORE05	MEGTRON6 R-5775G (1x3313) (54%) C	3.94	0.1
6	BOTTOM	PLATED COPPER (0_5oz)	2.6	0.066
	BOTTOM_SM	PSR-4000-BN	0.71	0.018
Total thickness over solder mask and plated copper			63.95	1.624



PCIe-G5 Model Geometry:




- NR_2021-0329_PCIe-G5_4x2_28p.s28p
- HFSS 2020 R1
- 0 to 50GHz, 10MHz Steps
- 1mm Microstrip PCB fixture included
- S-parameter Reference 50 ohms, Plots referenced to 42.5 ohms

S-parameter Pin Map

Part Name	PCIE-G5 High Speed Edge Card
Part#	PCIE-G5-04-01-X-DP-A-XX

Row	Column	
	B(Tx)	A(Rx)
12	12B(Tx)	12A(Rx)
13	13B(Tx)	13A(Rx)
14	14B(Tx)	14A(Rx)
15	15B(Tx)	15A(Rx)
16	16B(Tx)	16A(Rx)
17	17B(Tx)	17A(Rx)
18	18B(Tx)	18A(Rx)
19	19B(Tx)	19A(Rx)
20	20B(Tx)	20A(Rx)
21	21B(Tx)	21A(Rx)
22	22B(Tx)	22A(Rx)
23	23B(Tx)	23A(Rx)
24	24B(Tx)	24A(Rx)
25	25B(Tx)	25A(Rx)
26	26B(Tx)	26A(Rx)
27	27B(Tx)	27A(Rx)
28	28B(Tx)	28A(Rx)
29	29B(Tx)	29A(Rx)
30	30B(Tx)	30A(Rx)
31	31B(Tx)	31A(Rx)
32	32B(Tx)	32A(Rx)

**Side 1
Baseboard**




x	Ground pin
x	Routed Pair
x	Terminated Pin
x	No Connect
x	Grounded Signal Pin

**Side 2
Edge Card**


Part Name	PCIE-G5 High Speed Edge Card
Part#	PCIE-G5-04-01-X-DP-A-XX

Row	Column	
	B(Tx)	A(Rx)
12	12B(Tx)	12A(Rx)
13	13B(Tx)	13A(Rx)
14	14B(Tx)	14A(Rx)
15	15B(Tx)	15A(Rx)
16	16B(Tx)	16A(Rx)
17	17B(Tx)	17A(Rx)
18	18B(Tx)	18A(Rx)
19	19B(Tx)	19A(Rx)
20	20B(Tx)	20A(Rx)
21	21B(Tx)	21A(Rx)
22	22B(Tx)	22A(Rx)
23	23B(Tx)	23A(Rx)
24	24B(Tx)	24A(Rx)
25	25B(Tx)	25A(Rx)
26	26B(Tx)	26A(Rx)
27	27B(Tx)	27A(Rx)
28	28B(Tx)	28A(Rx)
29	29B(Tx)	29A(Rx)
30	30B(Tx)	30A(Rx)
31	31B(Tx)	31A(Rx)
32	32B(Tx)	32A(Rx)

Differential Insertion Loss:



Differential Return Loss:



Crosstalk NEXT Pin Map:

Part Name	PCIE-G5 High Speed Edge Card
Part#	PCIE-G5-04-01-X-DP-A-XX

Row	Column	
	B(Tx)	A(Rx)
12	12B(Tx)	12A(Rx)
13	13B(Tx)	13A(Rx)
14	14B(Tx)	14A(Rx)
15	15B(Tx)	15A(Rx)
16	16B(Tx)	16A(Rx)
17	17B(Tx)	17A(Rx)
18	18B(Tx)	18A(Rx)
19	19B(Tx)	19A(Rx)
20	20B(Tx)	20A(Rx)
21	21B(Tx)	21A(Rx)
22	22B(Tx)	22A(Rx)
23	23B(Tx)	23A(Rx)
24	24B(Tx)	24A(Rx)
25	25B(Tx)	25A(Rx)
26	26B(Tx)	26A(Rx)
27	27B(Tx)	27A(Rx)
28	28B(Tx)	28A(Rx)
29	29B(Tx)	29A(Rx)
30	30B(Tx)	30A(Rx)
31	31B(Tx)	31A(Rx)
32	32B(Tx)	32A(Rx)


2 Aggressors

Side 1
Baseboard

Diff Port #	Pin Name	Port #
1	14B	1
	15B	2
2	19B	3
	20B	4
3	23B	5
	24B	6
4	27B	7
	28B	8
5	16A	9
	17A	10
6	21A	11
	22A	12
7	25A	13
	26A	14

Side 2
Edge Card

Port #	Pin Name	Diff Port #
15	14B	8
16	15B	
17	19B	9
18	20B	
19	23B	10
20	24B	
21	27B	11
22	28B	
23	16A	12
24	17A	
25	21A	13
26	22A	
27	25A	14
28	26A	




x	Ground pin
x	Routed Pair
x	Terminated Pin
x	No Connect
x	Grounded Signal Pin

Part Name	PCIE-G5 High Speed Edge Card
Part#	PCIE-G5-04-01-X-DP-A-XX


Row	Column	
	B(Tx)	A(Rx)
12	12B(Tx)	12A(Rx)
13	13B(Tx)	13A(Rx)
14	14B(Tx)	14A(Rx)
15	15B(Tx)	15A(Rx)
16	16B(Tx)	16A(Rx)
17	17B(Tx)	17A(Rx)
18	18B(Tx)	18A(Rx)
19	19B(Tx)	19A(Rx)
20	20B(Tx)	20A(Rx)
21	21B(Tx)	21A(Rx)
22	22B(Tx)	22A(Rx)
23	23B(Tx)	23A(Rx)
24	24B(Tx)	24A(Rx)
25	25B(Tx)	25A(Rx)
26	26B(Tx)	26A(Rx)
27	27B(Tx)	27A(Rx)
28	28B(Tx)	28A(Rx)
29	29B(Tx)	29A(Rx)
30	30B(Tx)	30A(Rx)
31	31B(Tx)	31A(Rx)
32	32B(Tx)	32A(Rx)

Differential FD NEXT: Power Sum

Differential FD NEXT PowerSum: PCIe-G5: Correlation



Modeled Cable Assembly



Applicable Part #'s

ARC6-16-XX.X-XX-XX-2-1 or ARC6-16-XX.X-XX-XX-3-1 mated with ARF6-16-X-X-X-X-XX
and
ARC6-24-XX.X-XX-XX-2-1 or ARC6-24-XX.X-XX-XX-3-1 mated with ARF6-24-X-X-X-X-XX

Model Port Mapping

Side A

PCB Footprint (Top View)

2	4	6	8	10	12	14	16	18	20	22	24	26	28	30	32	34	36	38	40	42	44	46	48	50	Pin#	
G	17	18	G	19	20	G	21	22	G	23	24	G	25	26	G	27	28	G	29	30	G	31	32	G	Port #	
G	1	2	G	3	4	G	5	6	G	7	8	G	9	10	G	11	12	G	13	14	G	15	16	G	Port #	
1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31	33	35	37	39	41	43	45	47	49	Pin#	

Side B

PCB Footprint (Top View)

2	4	6	8	10	12	14	16	18	20	22	24	26	28	30	32	34	36	38	40	42	44	46	48	50	Pin#	
G	48	47	G	46	45	G	44	43	G	42	41	G	40	39	G	37	36	G	36	35	G	34	33	G	Port #	
G	64	63	G	62	61	G	60	59	G	58	57	G	56	55	G	54	53	G	52	51	G	50	49	G	Port #	
1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31	33	35	37	39	41	43	45	47	49	Pin#	


G = Ground

Wiring option -3 shown, models are also applicable to the -2 ARC6 wiring option due to connector symmetry.




Channel Simulation with Recommended Pinout:





- It is recommended to split Transmit and Receive signal pairs on to separate rows as shown in the example below.



Configuration for PCIe Gen 5 Channel Simulation:




Gen5 Channel Response:




Gen5 Channel Response:

Differential FD NEXT PowerSum: Gen5 Channel Models:






Differential FD FEXT PowerSum: Gen5 Channel Models:




Gen5 Channel Simulation Results: 250mm

step=2021-0316_Channel_G5_SL-X_ARX6VT-3Lens_V1_case1.s24pX1
 job=Seasim_2021-0316_Channel_G5_SL+++_ARX6VT-3Lens_V1_case1_Gen5_O8
 UI=31.25ps NRZ v1.02



pwrrj 0.00ps
 pwddj 0.00ps
 lfrj 0.00ps
 lfddj 0.00ps
 UTJ 0.00ps
 lanes 6
 nui 120
 Vtxp2p 0.8
 Tx coeff [-0.125, 0.833, -0.042]
 DFE coeff [-31.6, -6.4, -1.3]
 cursor delay -0.250UI
 DC gain -9dB
 pole 9.5GHz
 cursor block 6
 vbin 0.099mV



	1e-4	1e-6	1e-12
eh	55.59mV	47.97mV	37.62mV
ew	0.707UI	0.626UI	0.517UI
ehoff	0.00UI	0.01UI	0.01UI



Zo=[50.0]*24
 N Touchstone files:
 1 2021-0316_Channel_G5_SL-X_ARX6VT-3Lens_V1_case1.s24p
 Rx<-Tx ports = [[(15,16),(3,4)],[(15,16),(1,2)],[(15,16),(5,6)],[(15,16),(19,20)],[(15,16),(21,22)],[(15,16),(23,24)]]



✓ Exceeds Gen5 minimum requirement 15mV and 0.30UI

Gen5 Channel Simulation Results: 500mm



✓ Exceeds Gen5 minimum requirement 15mV and 0.30UI


Gen5 Channel Simulation Results: 1000mm




Zo=[50.0]*24
 N Touchstone files:
 1 2021-0316_Channel_G5_SL-X_ARX6VT-3Lens_V1_case3.s24p
 Rx<-Tx ports = [[(15,16),(3,4)],[(15,16),(1,2)],[(15,16),(5,6)],[(15,16),(19,20)],[(15,16),(21,22)],[(15,16),(23,24)]]

✓ Exceeds Gen5 minimum requirement 15mV and 0.30UI

EBTX for PCIe Gen5 Channel Analysis:







PCIe Gen5 Channel Analysis:



6 Pairs in Channel Simulation
Eye Opening on HI2

Middle of loss range and highest NEXT
Crosstalk

step=U:\users\sk\models\package\pci\gen5_ref\RC_refere+++_ref\NRC_reference_pkg_1221_REORDER_Pr2_EXP.s24pX1
LEQ=gen5_1p0ctlerference_upto200Ghz.pk1
job=Gen5CablePair7_v3
Ui=31.25ps NRZ v1.09_rc1




pwrdj 0.27ps
pwddj 2.50ps
lfrj 0.28ps
lfddj 1.88ps
UTJ 7.83ps @1e-12
Tx SNDR -
lanes 6
aggr align center
nui 120
adapt_nui 80
precursors 2
Vtxp2p 0.8
cursor block 6
preCompTxEQ False
vbin 0.121mV
tbin 0.156ps
Adapt FOM area
Tx coeff [-0.125,0.875,0.000]
DFE coeff [-40.1,-7.8,-1.9]
DFE quant 128
DFE h1/h0 0.8
cursor delay -0.250UI
DC_idx 7
pole_idx 0

eh peak	43.27mV
eh center	41.61mV
ew	0.463UI
pkeh off	0.020UI


Exceeds Gen5 minimum
requirement 15mV and 0.30UI

EBTx+ Si-Fly Channel Topology:



Gen5 Channel Simulation: 34-100 Cable

92.5 ohm PCB (95 ohm substituted)






Zo=[47.0]*24
 N Touchstone files:
 1 U:\users\sk\models\package\pcie\gen5_ref\NRC_reference_pkg_1221_REORDER.s24p
 3 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_95_1p0dB_5x_1000mil_IO_MERGE.s24p
 1 U:\users\sk\PCI-SIG\ref\cap\cap0402_MERGE.s24p
 1 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_95_1p0dB_5x_1000mil_IO_MERGE.s24p
 1 I:\userdata\johnA\HDR\CPX-to-EBCX\interconnect\EBTM-EBCX_34100_150mm_CPX_wFP_v1_KOMMAND.s24p
 1 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_95_1p0dB_5x_1000mil_IO_MERGE.s24p
 1 U:\users\sk\PCI-SIG\ref\via\pthvia_62mil_10milStub_4mmPitch_1x1_HFSSDesign1_EXP.s24p
 1 U:\users\sk\models\package\pcie\gen5_ref\RC_reference_pkg_1221_REORDER.s24p

Rx<-Tx ports = [[(15,16),(3,4)],[(15,16),(1,2)],[(15,16),(5,6)],[(15,16),(19,20)],[(15,16),(21,22)],[(15,16),(23,24)]]

Legend:


- ILD
- ILfit
- IL (15,16),(3,4)
- XTK1 (15,16),(1,2)
- XTK2 (15,16),(5,6)
- XTK3 (15,16),(19,20)
- XTK4 (15,16),(21,22)
- XTK5 (15,16),(23,24)
- PSXTK
- ICR
- RxRL (15,16),(15,16)
- TxRL (3,4),(3,4)
- IL Phase Delay



eh peak	51.16mV
eh center	47.60mV
ew	0.336UI
pkeh off	0.025UI


Exceeds 15mV\0.3UI Requirement

EBTx+ ARC6 Channel Topology:





Gen5 Channel Simulation: 34-92 Cable


job=Gen5_ARX6RA_3492 v1.09_rc3



Zo=[47.0]*24
 N Touchstone files:
 1 U:\users\sk\models\package\pcie\gen5_ref\NRC_reference_pkg_1221_REORDER.s24p
 3 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_85_1p0dB_5x_1000mil_IO_MERGE.s24p
 1 U:\users\sk\PCI-SIG\ref\cap\cap0402_MERGE.s24p
 1 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_85_1p0dB_5x_1000mil_IO_MERGE.s24p
 1 I:\userdata\johnA\HDR\ETx6RA-to-Examax\interconnect\EBTM-EBCX_3492_150mm_ARx6RA\TXK1(15,16)(21,22)
 1 U:\users\sk\PCI-SIG\ref\gen6_tline\TLINE_Gen6_sl_85_1p0dB_5x_1000mil_IO_MERGE.s24p TXK5(15,16)(23,24)
 1 U:\users\sk\PCI-SIG\ref\via\pthvia_62mil_10milStub_4mmPitch_1x1_HFSSDesign1_EXP.s24p PSXTK
 1 U:\users\sk\models\package\pcie\gen5_ref\NRC_reference_pkg_1221_REORDER.s24p
 Rx<-Tx ports = [[(15,16),(3,4)],[(15,16),(1,2)],[(15,16),(5,6)],[(15,16),(19,20)],[(15,16),(21,22)],[(15,16),(23,24)]]



job=Gen5_ARX6RA_3492
 UI=31.25ps NRZ v1.09_rc3



pwrlj 0.27ps
 pwddj 2.50ps
 lfrj 0.28ps
 lfdj 1.88ps
 UTJ 7.83ps @1e-12
 Tx SNDR 34.0dB
 lanes 6
 aggr align center
 nui 120
 adapt_nui 80
 precursors 3
 Vtxp2p 0.8
 cursor block 6
 preCompTxEQ False
 vbin 0.161mV
 tbin 0.156ps
 Adapt FOM area
 TxFIR h1/h0 [0.55,0.50,0.45]
 TxFIR quant 24
 Tx coeff [0.042,-0.167,0.792,0.000]
 DFE coeff [-48.4,-10.0,-2.9]
 DFE quant 64
 DFE h1/h0 0.8
 cursor delay -0.210UI
 DC_idx 10
 pole_idx 0


	1e-12
eh peak	65.83mV
eh center	61.91mV
ew	0.407UI
pkeh off	0.025UI

Exceeds 15mV\0.3UI Requirement

BOARD-TO-BOARD/ SI EVALUATION KITS:



CABLE / SI EVALUATION KITS



Microwave / Millimeter Wave Cable Assemblies & Interconnects




CABLES

Design & Fabrication
of Raw Cable
Cable Assemblies



CONNECTORS

Design & Fabrication
Cable Connectors
Board Connectors




TECH SUPPORT

Launch Optimization
Simulation & Testing
Full System Optimization

Vertical Integration

=

Full System Support



PRECISION RF

Cable Assemblies, Board & Cable Connectors

1.00 mm

- DC to 110 GHz

1.35 mm

- DC to 90 GHz

1.85 mm

- DC to 65 GHz

SMPM/ SMP

- SMPM: DC to 65 GHz
- / SMP: DC to 40 GHz

2.40 mm

- DC to 50 GHz

2.92 mm

- DC to 40 GHz

3.50 mm

- DC to 34 GHz

SMA/SSMA

- DC to 18GHz/
26 GHz

N

- DC to 18 GHz




samtec.com/PrecisionRF

GANGED SMPM SOLUTIONS



HIGH-DENSITY | SPACE-SAVING DESIGN | PUSH-ON


GC47+GPPC SERIES



Cable-to-Board

EDGE LAUNCH		VERTICAL LAUNCH	
Mated Sets		Mated Sets	
Block, Edge Mount	GPPC-EM	Block, Surface Mount	GPPC-SL
Cable Assembly	GC47 or GC86	Cable Assembly	GC47 or GC86


- Cable assembly end 2 options: ganged or individual industry standard RF connectors
- Cable type: .047" or .086" low-loss flexible
- Pitch: 3.56 mm (.140"); single-row



HIGH-DENSITY • SPACE-SAVING DESIGN • SHORTER TRACE LENGTHS

Bulls Eye[®] High-Performance Test

- Compression interface to the board provides easy on/off and eliminates soldering costs
- High-density, space-saving design
- Enables smaller evaluation boards and shorter trace lengths
- Installation: While the attach process for each series is similar, each have unique specifications that need to be observed





Samtec

SUDDEN SERVICE®