

# PCIe 及其它高速连接器 的多物理场模拟技术

日期：2024年11月26日 (二)

發表單位：士盟科技

主講者：Job Wu 工程師




# 大 綱

- ▶ Transitioning from PCIe Gen6 to Gen7
- ▶ MODSIM for Connectors
- ▶ System Level Simulation – Connector plus Cable
- ▶ Multiphysics Simulation for Connectors and Cables
- ▶ Measurement and Data Processing with IdEM
- ▶ Inspector – Connector Assessment Tool
  - PCIe 5.0 M.2

# Simulation for PCIe Gen7

## ► Example paper: Navigating Signal Integrity Challenges: Transitioning from PCIe Gen6 to Gen7 by Amphenol FCI

- Key Challenges for PCIe Gen7:
  - 128 GT/s data rate using PAM-4 modulation.
  - A pad-to-pad channel loss budget shift from 32 dB @ 16 GHz to 36 dB at 32 GHz.
  - Card Electromechanical (CEM) Connector must accommodate increasing frequency range whilst maintaining current form factors.




參考資料

<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>

# PCIe Gen7 Simulation Requirements

- ▶ Impedance
- ▶ Return Loss
- ▶ Insertion Loss
- ▶ Eye Diagram



參考資料


<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>

Eye diagram for reference only

# Eye-diagram in CST

## ► Different types of encoding available:

- 8b/10b: encoding of 8 bits by using 10 bits.
- 64b/66b: encoding of 64 bits by using 66 bits.
- 128b/130b: encoding of 128 bits by using 130 bits.
- 128b/132b: encoding of 128 bits by using 132 bits.
- PAM4: Pulse amplitude modulation with 4 levels.
- PAM\_N: Pulse amplitude modulation with N levels.
- DBI8: 8-bit Data Bus Inversion



A typical PAM4 eye diagram


# PCIe Gen7 Design Options: Add-In Card

## ► Solutions:

- Reduce wipe length
- Position of inner ground plane layers – reduce NEXT
- Blind vias – improve IL

## ► Signal Integrity vs Mechanical Requirements

- Reduced wipe length improves SI, but challenge for mechanical integrity
- Multiphysics considerations





AIC design of PCIe Gen7 CEM connector


參考資料

<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>


# MODSIM: Modeling + Simulation




Title	Revision	Type	Covers	Ref'd Info	Parameter Value	Maturity State	Priority	Difficulty	Importance	Classification	Lock
Design of highspeed connector 1	1	Specifications...				In Work					
Electromagnetic performance 1	1	Specifications...				In Work					
Electrical design of connector parts 1	1	Specifications...				In Work					
Differential Pairs 1	1	Requirement...				In Work					
Use Impedance A	A	Requirement				In Work	High	Low	High	Functional	
Z0ff (Ohms)	A.1	Parameter			B1.0 <- 50.0 <-> 99.0	Exists					
Signal Integrity Mixed Connector Pair 1	1	Specifications...				In Work					
Electromagnetic Compatibility (EMC) 1	1	Specifications...				In Work					



# MODSIM: Modeling + Simulation





SolidWorks Parametric CAD



CST STUDIO Suite Electromagnetic Simulation






# Electrical Design – Socket Line Impedance Calculation




Structural considerations – stiffness of board, pin seating and retention

# Electrical Design – Line Impedance Optimization


## Pin card relative permittivity optimization



# Socket Signal Integrity Design





Right angle connection to PCB



Design transition for minimal reflection


# Socket Signal Integrity – S Parameters

S1,1




# Plug / Socket Transition Design

Structural considerations –sliding parts, insertion force, fatigue




Plug inserted into socket





Plug springs in contact with socket pins


# Plug / Socket Signal Integrity – S Parameters





Connector Interfaced with Test PCBs




# Plug / Socket Signal Integrity – Design Iteration 1




Socket Signal Pins Shortened




# Plug / Socket Signal Integrity – Design Iteration 2



Gap Between Socket & Plug Housings



Gaps Around Plug Pin Springs




Side Retention Springs

Structural considerations – sliding parts, insertion force, retention, fatigue




# Plug / Socket Signal Integrity – Design Iteration 2

TDR




S1,1




EMAG Performance not Adversely Affected by Structural Requirements

# Plug / Socket Transition EMC Performance

## Radiated Emissions




## Radiated Emissions – H-Field




# Plug / Socket Transition EMC Performance


## Plug / Socket EMC – Radiated Emissions (RE)



Gap (Shield / PCB)




RE (Class A)




RE (Class B)


# Full System Simulation



Simulate Full Channel SI Performance



Add Cable to Connector




Electrostatic Discharge

<https://simutech.com.tw/article/content/370>

# System Level Simulation – Connector plus Cable

Differential mode with  $90\Omega$  impedance




- ▶ Mated connector
- ▶  $F_{max} = 11.52\text{GHz}$  for  $50\text{ps}$  Trise (20% - 80%)
- ▶ T-solver hexahedral mesh (22M mesh)
- ▶ Energy decay -40dB
- ▶ Open boundary in all directions
- ▶ Copper 100% IACS and LCP for plastic component


Simplified 3D cable cross section

# System Level Simulation – Connector plus Cable

- ▶ Differential insertion loss -7.5dB @2.5 GHz for mated cable assembly




Circuit simulator  
CST DESIGN STUDIO™




**5.3dB loss @2.5GHz**



# Creating 3D Cable



Create 3D Cable



Create 3D cable



# CST MPhysics Studio®

Shared GUI  
Seamless EM-MPS link



Loss



Temperature



Deformation

## Classic Thermal

- Steady State and Transient
- Tet and Hex Meshes
- Moving Media
- Bio-heat transfer







## Conjugate Heat Transfer

- Solve thermal conduction, convection and radiation using CFD
- Laminar and turbulent flow
- Octree meshing, GPU support
- Fan, flow resistance, compact IC model, automatic altitude correction







## Structural Mechanics

- Tet mesh, displacement, force
- Thermal stress from temp distribution





# CST MPhysics Studio® for Connectors




original structure

deformed structure


Automatic update all tasks!

# 電動車直流快充 Cable 熱模擬

- ▶ 設定 current 為 300A，透過 Js solver 的計算得到 Thermal loss 為 7.9W。
- ▶ 我們使用 CHT solver 對此場景進行模擬。可以看到在 300A 電流的情況下，Cable 中心銅線最高溫度達到了 94.6°C，Cable 表面的溫度則來到了 86°C。




# System Level Simulation




- ▶ Passivity/causality violations can give inaccurate models
- ▶ Errors from measurement data:
  - improper calibration and de-embedding
  - human mistakes
  - measurement noise
- ▶ Errors from simulation data:
  - poor meshing
  - inaccurate solver
  - bad models or assumptions on material properties
  - human mistakes
  - improper use of data interpolation or extrapolation features of the solver
  - putting together results from two solvers


# CST Boardcheck: Rules



## EMC Rules




## SI Rules




# 'Virtual' Calibration

In CST MWS:




In laboratory:  
Multiline TRL calibration kit




# IdEM-Based Simulation Flow

⑦ SI/PI analysis



⑥ Circuit solver





① Electrical interconnects: showcases

Connectors	
Vias, via fields	
Packages	
PDN	
Backplane links	

⑤ IdEM output surrogate model




④ IdEM



③ EMAG output S-parameters or Touchstone file

$$\begin{bmatrix} S_{11} & S_{12} & S_{13} & S_{14} \\ S_{21} & S_{22} & S_{23} & S_{24} \\ S_{31} & S_{32} & S_{33} & S_{34} \\ S_{41} & S_{42} & S_{43} & S_{44} \end{bmatrix}$$



② EMAG simulation or measurements



- ❑ Data certification
- ❑ Model generation: passive and causal
- ❑ Frequency-time domains: bridge the gap

# Inspector



INSPECTOR

- ▶ A new tool to aid the signal integrity assessment of connectors.
- ▶ Simple to use.



Developed by Simutech

**SIMUTECH** 士盟科技




# Inspector

## Specifications

### ► USB4 Gen3 Mated Connector Signal Integrity.

- In accordance with Table 3-29 USB Type-C Cable and Connector Specification, August 2019.



### ► PCIe 5.0 M.2 Connector Signal Integrity for 32.0 GT/s.

- In accordance with Table 6-3 PCI Express M.2 Specification, Rev 5.0, Version 0.7, June 24, 2022.




Figure 6-25. Far End Crosstalk Victim and Aggressors for the PCIe Based Pinout

Crosstalk Definition



## PCIe 5.0 M.2 Connector

- ▶ The assessment requires the calculation of component contribute integrated crosstalk noise (ccICN).
- ▶ Inspector can help with the post-processing required for the assessment.




Figure 6-25. Far End Crosstalk Victim and Aggressors for the PCIe Based Pinout

### Crosstalk Definition

Equation 6-1. Component Contribute Integrated Crosstalk Noise – ccICN<sub>NEXT</sub>

$$ccICN_{NEXT} = \sqrt{\frac{1}{2} df \sum_{k=1}^{N_{max}} \left( \frac{A_{NT}^2}{f_b} \right) \text{sinc}^2(k \cdot df/f_b) 10^{2 \frac{H_{post-channel}(k)}{10}} \left[ \frac{1}{1 + \left( \frac{k \cdot df}{f_r} \right)^4} \right] \left[ \frac{1}{1 + \left( \frac{k \cdot df}{f_r} \right)^8} \right] 10^{\frac{MDNEXT(k)}{10}}}$$

Equation 6-2. Component Contribute Integrated Crosstalk Noise – ccICN<sub>FEXT</sub>

$$ccICN_{FEXT} = \sqrt{\frac{1}{2} df \sum_{k=1}^{N_{max}} \left( \frac{A_{FT}^2}{f_b} \right) \text{sinc}^2(k \cdot df/f_b) 10^{\frac{H_{pre-channel}(k)}{10} + \frac{H_{post-channel}(k)}{10}} \left[ \frac{1}{1 + \left( \frac{k \cdot df}{f_r} \right)^4} \right] \left[ \frac{1}{1 + \left( \frac{k \cdot df}{f_r} \right)^8} \right] 10^{\frac{MDFEXT(k)}{10}}}$$

- $H_{pre-channel}(k) = -\left(\frac{27.75}{f_b/2}\right) k \cdot df$ ,  $H_{post-channel}(k) = -\left(\frac{7.5}{f_b/2}\right) k \cdot df$
- $f_{max} = 24$  GHz,  $f_{min} = 10$  MHz,  $df = 10$  MHz,  $f_b = 32$  GHz
- $A_{FT} = 800$  mVpp,  $A_{NT} = 800$  mVpp
- $f_r = 31.53$  GHz,  $f_r = 24$  GHz


### ccICN Definition







# Inspector

## PCIe 5.0 M.2 Connector

- ▶ Complete the connector analysis in CST and export the TOUCHSTONE file.
- ▶ Import the TOUCHSTONE file into Inspector and specify the pin layout.



## PCIe 5.0 M.2 Connector



All plots and tables are compiled into a report

## PCIe 5.0 M.2 Connector


Signal Integrity Requirements and Test Procedures for 32.0 GT/s M.2 Connectors

Pair	Tx0	Rx0	Tx1	Rx1	Tx2
Differential Insertion Loss (DDIL)	Pass	Pass	Pass	Pass	Pass
Differential Return Loss (DDRL)	Pass	Pass	Pass	Pass	Pass
Differential Near End Crosstalk (DDNEXT)	Pass	Fail	Pass	Fail	Pass
Component Contribute Integrated Crosstalk Noise ( $ccICN_{NEXT}$ )	1646.56	1605.62	2412.46	1593.71	1648.75
Differential Far End Crosstalk (DDFEXT)	Pass	Pass	Pass	Pass	Pass
Component Contribute Integrated Crosstalk Noise ( $ccICN_{FEXT}$ )	66.41	67.93	98.87	66.51	69.91




## Additional Functions

Combine and normalize  
Touchstone files



Auto-report function for  
antenna simulations

## Report Output: Farfield Plots



Plots are created for every output requested, and compiled into a report

# Inspector Links

- ▶ Inspector 規範檢核軟體  
<https://simutech.com.tw/article/content/292>
- ▶ Inspector 2023 推出全新後處理功能  
<https://simutech.com.tw/article/content/324>
- ▶ Inspector 2023 推出全新 PCIe 5.0 規範檢核功能  
<https://simutech.com.tw/article/content/341>
- ▶ [ 天線 ]  
Inspector 新功能 - AutoReport 助您成為分析報告達人 *New* 🔥  
<https://simutech.com.tw/article/content/350>

# Summary

- ▶ PCIe Gen 7 will require high speed connectors and add-in cards to enable fast data transfer.
- ▶ 3D simulation is essential for high-speed SI analysis.
- ▶ CST Studio Suite provides a suite of solvers for EM and Multiphysics.
- ▶ MODSIM approach for modeling and simulation.
- ▶ System level simulation enables mixture of 3D and schematic analysis for complicated systems.
- ▶ Multiphysics considerations cannot be neglected – MPHYSICS Studio included in CST.
- ▶ Enhanced models for system simulation using IdEM.
- ▶ Additionally, Inspector is very useful for post-processing PCIe connector analysis results.



## Contact Us

士盟科技股份有限公司  
[www.simutech.com.tw](http://www.simutech.com.tw)

台北 02-2511-7600

台中 04-2452-7874



士盟粉絲團

For more information, [contact](https://simutech.com.tw/product/index/25) Simutech Solution Corp.  
<https://simutech.com.tw/product/index/25>





## Contact Us

士盟科技股份有限公司  
[www.simutech.com.tw](http://www.simutech.com.tw)

台北 02-2511-7600

台中 04-2452-7874



士盟粉絲團

For more information, [contact](https://simutech.com.tw/product/index/25) Simutech Solution Corp.  
<https://simutech.com.tw/product/index/25>