

PCIe 及其它高速連接器 的多物理場模擬技術

日期：2024年11月26日 (二)

發表單位：士盟科技

主講者：Job Wu 工程師




大綱

- ▶ Transitioning from PCIe Gen6 to Gen7
- ▶ MODSIM for Connectors
- ▶ System Level Simulation – Connector plus Cable
- ▶ Multiphysics Simulation for Connectors and Cables
- ▶ Measurement and Data Processing with IdEM
- ▶ Inspector – Connector Assessment Tool
 - PCIe 5.0 M.2

Simulation for PCIe Gen7

- ▶ Example paper: Navigating Signal Integrity Challenges: Transitioning from PCIe Gen6 to Gen7 by Amphenol FCI

- Key Challenges for PCIe Gen7:
 - 128 GT/s data rate using PAM-4 modulation.
 - A pad-to-pad channel loss budget shift from 32 dB @ 16 GHz to 36 dB at 32 GHz.
 - Card Electromechanical (CEM) Connector must accommodate increasing frequency range whilst maintaining current form factors.




參考資料

<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>

PCIe Gen7 Simulation Requirements

- ▶ Impedance
- ▶ Return Loss
- ▶ Insertion Loss
- ▶ Eye Diagram




參考資料

<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>

Eye diagram for reference only

Eye-diagram in CST

- ▶ Different types of encoding available:
 - 8b/10b: encoding of 8 bits by using 10 bits.
 - 64b/66b: encoding of 64 bits by using 66 bits.
 - 128b/130b: encoding of 128 bits by using 130 bits.
 - 128b/132b: encoding of 128 bits by using 132 bits.
 - PAM4: Pulse amplitude modulation with 4 levels.
 - PAM_N: Pulse amplitude modulation with N levels.
 - DBI8: 8-bit Data Bus Inversion



A typical PAM4 eye diagram


PCIe Gen7 Design Options: Add-In Card

► Solutions:

- Reduce wipe length
- Position of inner ground plane layers – reduce NEXT
- Blind vias – improve IL

► Signal Integrity vs Mechanical Requirements



- Reduced wipe length improves SI, but challenge for mechanical integrity
- Multiphysics considerations




參考資料

<https://www.signalintegrityjournal.com/articles/3462-navigating-signal-integrity-challenges-transitioning-from-pcie-gen6-to-gen7>


MODSIM: Modeling + Simulation



MODSIM: Modeling + Simulation





SolidWorks Parametric CAD



CST STUDIO Suite Electromagnetic Simulation




Electrical Design – Socket Line Impedance Calculation




Structural considerations – stiffness of board, pin seating and retention

Electrical Design – Line Impedance Optimization


Pin card relative permittivity optimization



Socket Signal Integrity Design





Right angle connection to PCB




Design transition for minimal reflection

Socket Signal Integrity – S Parameters




Plug / Socket Transition Design

Structural considerations –sliding parts, insertion force, fatigue




Plug inserted into socket





Plug springs in contact with socket pins


Plug / Socket Signal Integrity – S Parameters





Connector Interfaced with Test PCBs




Plug / Socket Signal Integrity – Design Iteration 1




Socket Signal Pins Shortened




Plug / Socket Signal Integrity – Design Iteration 2



Gap Between Socket & Plug
Housings



Gaps Around Plug Pin Springs




Side Retention Springs


Structural considerations – sliding parts, insertion force, retention, fatigue

Plug / Socket Signal Integrity – Design Iteration 2

TDR




S1,1




EMAG Performance not Adversely Affected by Structural Requirements

Plug / Socket Transition EMC Performance

Radiated Emissions




Radiated Emissions – H-Field





Plug / Socket Transition EMC Performance


Plug / Socket EMC – Radiated Emissions (RE)




Gap (Shield / PCB)




Full System Simulation



Simulate Full Channel SI
Performance



Add Cable to Connector




Electrostatic Discharge


<https://simutech.com.tw/article/content/370>

System Level Simulation – Connector plus Cable

Differential mode with 90Ω impedance




- ▶ Mated connector
- ▶ $F_{max} = 11.52\text{GHz}$ for 50ps Trise (20% - 80%)
- ▶ T-solver hexahedral mesh (22M mesh)
- ▶ Energy decay -40dB
- ▶ Open boundary in all directions
- ▶ Copper 100% IACS and LCP for plastic component




Simplified 3D cable cross section

System Level Simulation – Connector plus Cable

- Differential insertion loss -7.5dB @2.5 GHz for mated cable assembly




Circuit simulator
CST DESIGN STUDIO™



5.3dB loss @2.5GHz



Creating 3D Cable



Create 3D Cable




Create 3D cable




CST MPHYSICS STUDIO®

Shared GUI
Seamless EM-MPS link




Classic Thermal

- Steady State and Transient
- Tet and Hex Meshes
- Moving Media
- Bio-heat transfer




Conjugate Heat Transfer

- Solve thermal conduction, convection and radiation using CFD
- Laminar and turbulent flow
- Octree meshing, GPU support
- Fan, flow resistance, compact IC model, automatic altitude correction






Structural Mechanics

- Tet mesh, displacement, force
- Thermal stress from temp distribution




CST MPHYSICS STUDIO® for Connectors




Automatic update all tasks!

電動車直流快充 Cable 热模擬

- ▶ 設定 current 為 300A，透過 Js solver 的計算得到 Thermal loss 為 7.9W。
- ▶ 我們使用 CHT solver 對此場景進行模擬。可以看到在 300A 電流的情況下，Cable 中心銅線最高溫度達到了 94.6°C，Cable 表面的溫度則來到了 86°C。




System Level Simulation




- ▶ Passivity/causality violations can give inaccurate models
- ▶ Errors from measurement data:
 - improper calibration and de-embedding
 - human mistakes
 - measurement noise
- ▶ Errors from simulation data:
 - poor meshing
 - inaccurate solver
 - bad models or assumptions on material properties
 - human mistakes
 - improper use of data interpolation or extrapolation features of the solver
 - putting together results from two solvers


CST Boardcheck: Rules



EMC Rules





SI Rules




'Virtual' Calibration

In CST MWS:




In laboratory:
Multiline TRL calibration kit




IdEM-Based Simulation Flow


⑦ SI/PI analysis




⑥ Circuit solver




⑤ IdEM output surrogate model



④ IdEM



③ EMAG output
S-parameters
or Touchstone file



① Electrical interconnects: showcases

Connectors	
Vias, via fields	
Packages	
PDN	
Backplane links	

② EMAG simulation or measurements




- Data certification
- Model generation: passive and causal
- Frequency-time domains: bridge the gap



InSPECTOR

Inspector

- A new tool to aid the signal integrity assessment of connectors.
- Simple to use.



USB4 TypeC – High Frequency Test

Assessment for USB4 Gen3, Receptacle Connector	TX1	RX1	TX2	RX2	Requirement	Min Margin	Pass/Fail
Differential Insertion Loss Fit of Nyquist Frequencies (dB)	-0.05	-0.04	-0.04	-0.06	≥ -0.6	0.54	Pass
@2.5GHz	-0.08	-0.09	-0.05	-0.09	≥ -0.8	0.71	Pass
@5GHz	-0.15	-0.16	-0.2	-0.13	≥ -1.0	0.8	Pass
@10GHz	-0.21	-0.27	-0.29	-0.16	≥ -1.25	0.96	Pass
@12.5GHz	-0.21	-0.27	-0.29	-0.16	≥ -1.25	0.96	Pass
@15GHz	-0.28	-0.34	-0.36	-0.23	≥ -1.5	1.12	Pass
Integrated Differential Near-end Crosstalk on TX/RX (INEXT, dB)	-44.11	-44.11	-42.22	-42.22	≤ -43	1.11	Pass
Integrated Differential For-end Crosstalk on TX/RX (IFEXT, dB)	-43.35	-43.35	-43.29	-43.29	≤ -43	0.29	Pass
Differential Crosstalk of TX/RX on D+/D-(dB)	-68.37	-73.86	-76.55	-66.79	≤ -50	16.79	Pass
Differential Crosstalk of D+/D- on TX/RX (dB)	-67.48	-74.19	-76.67	-65.76	≤ -50	15.76	Pass
Integrated Return Loss (IRL, dB)	-21.84	-20.34	-20.14	-22.55	≤ -15	5.14	Pass
Differential to Common Mode Conversion (dB)	-33.6	-29.47	-28.72	-35.95	≤ -20	6.95	Pass

Version 2.1 (2021)




Developed by Simutech

SiMUTECH 士盟科技


Inspector

Specifications

- USB4 Gen3 Mated Connector Signal Integrity.
 - In accordance with Table 3-29 USB Type-C Cable and Connector Specification, August 2019.



- PCIe 5.0 M.2 Connector Signal Integrity for 32.0 GT/s.
 - In accordance with Table 6-3 PCI Express M.2 Specification, Rev 5.0, Version 0.7, June 24, 2022.



Crosstalk Definition

Inspector

PCIe 5.0 M.2 Connector

- The assessment requires the calculation of component contribute integrated crosstalk noise (ccICN).
- Inspector can help with the post-processing required for the assessment.




Figure 6-25. Far End Crosstalk Victim and Aggressors for the PCIe Based Pinout

Crosstalk Definition

Equation 6-1. Component Contribute Integrated Crosstalk Noise – $ccICN_{NEXT}$

$$ccICN_{NEXT} = \sqrt{\frac{1}{2} df \sum_{k=1}^{N_{max}} \left(\frac{A_{fT}}{f_b} \right)^2 \text{sinc}^2(k \cdot df/f_b) 10^{\frac{IL_{post-channel}(k)}{10}} \left[\frac{1}{1 + \left(\frac{k \cdot df}{f_r} \right)^4} \right] \left[\frac{1}{1 + \left(\frac{k \cdot df}{f_r} \right)^8} \right] 10^{\frac{MDNEXT(k)}{10}}}$$

Equation 6-2. Component Contribute Integrated Crosstalk Noise – $ccICN_{FEXT}$

$$ccICN_{FEXT} = \sqrt{\frac{1}{2} df \sum_{k=1}^{N_{max}} \left(\frac{A_{fT}}{f_b} \right)^2 \text{sinc}^2(k \cdot df/f_b) 10^{\frac{IL_{pre-channel}(k)}{10}} 10^{\frac{IL_{post-channel}(k)}{10}} \left[\frac{1}{1 + \left(\frac{k \cdot df}{f_r} \right)^4} \right] \left[\frac{1}{1 + \left(\frac{k \cdot df}{f_r} \right)^8} \right] 10^{\frac{MDFEXT(k)}{10}}}$$

❑ $IL_{pre-channel}(k) = -\left(\frac{27.75}{f_b/2}\right) k \cdot df$, $IL_{post-channel}(k) = -\left(\frac{7.5}{f_b/2}\right) k \cdot df$

❑ $f_{max} = 24$ GHz, $f_{min}=10$ MHz, $df=10$ MHz, $f_b=32$ GHz

❑ $A_{fT}=800$ mVpp, $A_{NR}=800$ mVpp

❑ $f_r=31.53$ GHz, $f_r=24$ GHz


ccICN Definition

Inspector







PCIe 5.0 M.2 Connector

- ▶ Complete the connector analysis in CST and export the TOUCHSTONE file.
 - ▶ Import the TOUCHSTONE file into Inspector and specify the pin layout.



PCIe 5.0 M.2 Connector



All plots and tables are compiled into a report



INSPECTOR

Inspector

PCIe 5.0 M.2 Connector


Signal Integrity Requirements and Test Procedures for 32.0 GT/s M.2 Connectors					
Pair	Tx0	Rx0	Tx1	Rx1	Tx2
Differential Insertion Loss (DDIL)	Pass	Pass	Pass	Pass	Pass
Differential Return Loss (DDRL)	Pass	Pass	Pass	Pass	Pass
Differential Near End Crosstalk (DDNEXT)	Pass	Fail	Pass	Fail	Pass
Component Contribute Integrated Crosstalk Noise (ccICN _{NEXT})	1646.56	1605.62	2412.46	1593.71	1648.75
Differential Far End Crosstalk (DDFEXT)	Pass	Pass	Pass	Pass	Pass
Component Contribute Integrated Crosstalk Noise (ccICN _{FEXT})	66.41	67.93	98.87	66.51	69.91




Inspector

Additional Functions

Combine and normalize
Touchstone files



Auto-report function for
antenna simulations



Inspector Links

- ▶ Inspector 規範檢核軟體
<https://simutech.com.tw/article/content/292>
- ▶ Inspector 2023 推出全新後處理功能
<https://simutech.com.tw/article/content/324>
- ▶ Inspector 2023推出全新 PCIe 5.0 規範檢核功能
<https://simutech.com.tw/article/content/341>
- ▶ [天線]
Inspector新功能 - AutoReport助您成為分析報告達人 *New* 🔥
<https://simutech.com.tw/article/content/350>

Summary

- ▶ PCIe Gen 7 will require high speed connectors and add-in cards to enable fast data transfer.
- ▶ 3D simulation is essential for high-speed SI analysis.
- ▶ CST Studio Suite provides a suite of solvers for EM and Multiphysics.
- ▶ MODSIM approach for modeling and simulation.
- ▶ System level simulation enables mixture of 3D and schematic analysis for complicated systems.
- ▶ Multiphysics considerations cannot be neglected – MPHYSICS Studio included in CST.
- ▶ Enhanced models for system simulation using IdEM.
- ▶ Additionally, Inspector is very useful for post-processing PCIe connector analysis results.



Contact Us

士盟科技股份有限公司
www.simutech.com.tw

台北 02-2511-7600

台中 04-2452-7874



士盟粉絲團

For more information, contact Simutech Solution Corp.
<https://simutech.com.tw/product/index/25>



Contact Us

士盟科技股份有限公司
www.simutech.com.tw

台北 02-2511-7600

台中 04-2452-7874



士盟粉絲團

For more information, contact Simutech Solution Corp.
<https://simutech.com.tw/product/index/25>