

A SOLUTION FOR ACCURATELY MEASURING PCB IMPEDANCE USING A VECTOR NETWORK ANALYZER

Product Manager Jason Hou
Senior Application Engineer Sam Tsai
Rohde & Schwarz Taiwan

ROHDE & SCHWARZ


Make ideas real



COMPANY RESTRICTED

POWER MANAGEMENT FOR SOCS AND RFSOCS



- INDUSTRY TRENDS AND CHALLENGES




POWER MANAGEMENT FOR SOCS AND RFSOCS

- INDUSTRY TRENDS AND CHALLENGES

- ▶ ASICs/SoCs require multiple rails for compact design
 - Low-voltage for high efficiency
 - High currents on core power rails
- ▶ Increasing use of multi-phase buck converters
 - Precise sequencing for power-up / power-down
 - Fast response on load transients
 - Low ripple / noise



HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK




HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK

- ▶ Lower operating voltages for power reduction
→ Stricter rail tolerances

- ▶ Decreasing voltage and tolerance levels:

Rail Value	Tolerance	Need to measure
3.3 V	1%	
1.8 V	2 %	
1.2 V	2 %	
1 V	1 %	

- ▶ Larger high-frequency transient current
→ Generate growing power supply noise




MEASUREMENT CHALLENGES

- POWER INTEGRITY


PARD (Periodic and Random Disturbances)

Periodic and random interference voltage fluctuations



Noise spectrum

Analyze signal/event correlation in frequency and time domains



POWER INTEGRITY





-PARD(PERIODIC AND RANDOM DISTURBANCES)

► Measurement challenges with regular techniques

- Higher Attenuation and Noise Floor
- Limited Offset and Reduced Resolution

► Optimized method for measuring low voltage

- Low amplitude noise in the mV range
- Requires low noise scope and probe
- Wide DC offset range to center the voltage



POWER INTEGRITY

-PARD(PERIODIC AND RANDOM DISTURBANCES)



Standard
10:1
passive
probe






Low BW
1:1
passive
probe



50 Ω cable
(with blocking cap
Or AC coupling)



Specialized
power rail
probe



POWER INTEGRITY

-PARD(PERIODIC AND RANDOM DISTURBANCES)



Standard
10:1
passive
probe




Low BW
1:1
passive
probe



50 Ω cable
(with blocking cap
Or AC coupling)






Specialized
power rail
probe



HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK

Voltage Regulator






HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK



- High current and low voltage loads require low impedance power rails

$$\Delta V = Z * \frac{di}{dt}$$

- Critical to reliable operation of high-speed digital circuits
 - Low impedance in the micro-ohm range
 - Flat vs. frequency
- Measure using 2-port shunt-through technique
 - Frequencies from 1 Hz to 100 MHz (up to 1 GHz)
 - VNA (low frequency limit) or oscilloscope




HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK



POWER INTEGRITY



-NOISE SPECTRUM




- ▶ High FFT update rate
- ▶ Synchronized analysis of time and frequency domain
- ▶ Independent time and frequency control
- ▶ Peak list
- ▶ Frequency domain trigger

HIGH CURRENT & LOW VOLTAGE -POWER DELIVERY NETWORK

- ▶ Measurement of impedance from fractional Hz to 100 MHz using build-in generator
 - Using build-in generator
 - Free software application available
- ▶ Combines VNA and oscilloscope applications
 - Covers frequency range down to DC
 - Enables powered measurement
 - Stability measurement (NISM)





POWER DELIVERY NETWORK (PDN) : IMPEDANCE



How VNA work?


- Signal is injected into a given port and signals appearing at the connected ports are measured.
- Usually only one signal is injected into one port at one time.
- Usually measured over a range of frequencies.



One Port Reflection

VNA Source

Source Power Ref Plane



$$\text{Return Loss} = -20 \log |\Gamma|$$


$$\Gamma = \frac{1 - 50}{1 + 50} = -0.96$$

$$RL = 0.35 \text{ dB}$$


$$\Gamma = \frac{0.1 - 50}{0.1 + 50} = -0.996$$

$$RL = 0.035 \text{ dB}$$

CHALLENGE OF ONE PORT REFLECTION METHOD




TWO PORT TRANSMISSION




VNA Source

Source Power Ref Plane




Physical Power Calculation

Two-port Shunt-through



$$S_{11} = \frac{-25}{Z_x + 25} \quad S_{21} = \frac{Z_x}{Z_x + 25}$$


Two-port Series-through



$$S_{11} = \frac{Z_x}{Z_x + 100} \quad S_{21} = \frac{100}{Z_x + 100}$$


VNA MEASUREMENT PHYSICAL POWER - GUIDE

S-Parameter Physical Power Ratios vs Impedance of DUT




METHODS TO MEASURE IMPEDANCE

Reflection method




For mid range impedances
 $\sim 2 \Omega - 1 \text{ k} \Omega$

Series method



For high range impedances
 $\sim 10 \Omega - 1 \text{ M} \Omega$

Shunt – through method




For low range impedances
 $\sim 10 \mu\Omega - 500 \Omega$


DEALING WITH CONTACT INTERFACE

DUT TEST METHODS

PCB Fixture




Wafer Probing




PCB FIXTURE – EXAMPLES


Reflection



Series-through



Shunt-through



PCB FIXTURE REMOVAL

LENGTH AND PHASE OFFSET PREDICTION

- Prediction using lossy coaxial transmission line model equations for

- Magnitude:



$$Loss(f) = Loss_{DC} + (Loss(f_1) - Loss_{DC}) \times \sqrt{\frac{f}{f_1}}$$

- Phase: modeling by delay (slope of phase)

$$\tau_{g\, meas} = -\frac{\Delta\phi_{deg}}{360^\circ \cdot \Delta f}$$

- Disadvantage of length and phase offset


- Inaccurate for higher frequencies
- Prediction failure for nonlinear/dispersive transmission line




PCB FIXTURE REMOVAL


TRL CALIBRATION TECHNIQUES

- Measure with reference plan right at the input/output of components or devices







- Disadvantage of TRL calibration method
 - Long calibration time
 - Frequency limited (need several line standards)
 - Need to know TRL standard design concept
 - Calibration not possible for balanced structure





TWO-STEP DE-EMBED TECHNIQUE



► Industry accepted modeling algorithms


- K210 EZD: Easy De-embedding
- K220 ISD: In-Situ De-embedding
- K230 SFD: Smart Fixture De-embedding

Method	Offset	TRL	Fixture Model De-embed
Correction (kit)	Easy	Complex	Easy
Speed	Fast	Slow	Fast
Accuracy	Poor	Moderate	Best


FILTER MEASUREMENT WITH DE-EMBED

TDR MEASUREMENT ACCURACY COMPARISON


Coax Cal kit + Offset 80ps



TRL Cal Kit



Coax Cal kit + ISD Algorithm




TEST CASE ...


On-board Connector
2.92 mm

THRU

Series




Z




— $|Z|$ (Ω) — ESR (Ω)

Shunt






Z




— $|Z|$ (Ω) — ESR (Ω)


TESTING WITH PROBE




POWER INTEGRITY PROBING



MILLIOHM PDN MEASUREMENTS







- Analyzing the impact of probe-tip coupling in wafer probe calibrations and measurements.
- Investigating the impact of via coupling within the DUT.
- Understanding the spatial effects associated with large via arrays.

DESIGNCON 2025

Reduce IFBW, power booter on P1,
LNA on port2.




< 10uΩ
Noise floor



< 1uΩ
Noise floor

LOW-FREQ ERRORS CAUSED BY GROUND LOOP





If the DUT's impedance is very small ($Z_{DUT} < \text{tens of milliohms}$)

Source current flows into source-to-receiver cable GND loop.

Measurement errors occur at LF range ($< 20\text{kHz}$)

USE TRANSFORMER TO BREAK THE GROUND LOOP



Thanks for your time!

ROHDE & SCHWARZ

Make ideas real



COMPANY RESTRICTED